



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/777,025

02/11/2004

Mario Di Ronza

INFN/0056

2196

46798

7590

08/09/2006

PATTERSON & SHERIDAN, LLP  
Gero McClellan / Infineon Technologies  
3040 POST OAK BLVD.,  
SUITE 1500  
HOUSTON, TX 77056

EXAMINER

BRITT, CYNTHIA H

ART UNIT

PAPER NUMBER

2138

DATE MAILED: 08/09/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	10/777,025	RONZA ET AL.	
	<b>Examiner</b>	<b>Art Unit</b>	
	Cynthia Britt	2138	

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☐ Responsive to communication(s) filed on \_\_\_\_.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-33 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-33 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 11 February 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All    b) ☐ Some \* c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |  |  |
|--|--|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. ____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)            |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date <u>2/11/04</u> . | 6) <input type="checkbox"/> Other: ____  |

### **DETAILED ACTION**

Claims 1-33 are presented for examination.

#### ***Priority***

Acknowledgment is made of applicant's claim for foreign priority under 35 U.S.C. 119(a)-(d). The certified copy has been filed.

#### ***Information Disclosure Statement***

The information disclosure statement (IDS) submitted on 2/11/04 has been considered by the examiner. Form 1449 has been signed and returned with this office action.

#### ***Claim Rejections - 35 USC § 112***

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 32-33 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim s 32 and 33 recite the limitation "the row memory ..." in line 1. There is insufficient antecedent basis for this limitation in the claim. It appears that these two claims were intended to be dependent on claim 31 and not on claim 28. Correction is required.

***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-6 are rejected under 35 U.S.C. 102(e) as being anticipated by U.S. Patent No. 6,862,703, Oonk.

As per claim 1, Oonk teaches a memory tester in accordance with the invention tests a random access memory device under test (DUT) comprising an array of rows and columns of memory cells, each having a separate row and column address. The tester provides a computer with enough information to determine how to efficiently allocate spare rows and columns for replacing rows and columns containing defective memory cells. As the tester tests each memory cell residing at a particular address within the DUTs, it writes a fail data bit into a corresponding address of an error capture memory (ECM) to indicate whether the memory cell is defective (column 2 lines 37-48).

As per claim 2, Oonk teaches the computer reads the counts in one or more of the area fail counters when the test is completed to determine whether the DUT has any defective cells, and if so, which areas of the DUT's memory space contain the defective cells. In some cases, the computer will be able to

Art Unit: 2138

determine whether and how to allocate spare rows and columns to replace DUT rows and columns containing defective memory cells on the basis of the count data alone. (Column 2 lines 49-63)

As per claim 3, Oonk teaches allocating a redundant row or column to a first row or column containing defective storage cells in preference over a second row or column containing a lesser number of defective storage cells. (Column 2 lines 55-63)

As per claim 4, Oonk teaches replacing the defective storage cells of the second row or column with one or more redundant words. (Column 6 lines 29-59)

As per claim 5, Oonk teaches one redundant word replaces defective storage cells of at least two columns. (Column 7 lines 19-30)

As per claim 6, Oonk teaches activating a FAIL signal to indicate the memory device is not repairable if all defective cells detected cannot be replaced. (Column 5 lines 35-60)

Claims 16-21, 23-25, and 27-31 are rejected under 35 U.S.C. 102(e) as being anticipated by U.S. Patent No. 6,795,942 Schwartz.

As per claim 16, Schwartz teaches a self-repairing memory device comprising: at least one array of storage cells arranged in columns and rows, with each row comprising multiple words; at least one of redundant row or column elements for replacing rows or columns containing defective storage cells; and at least one block of redundant word elements for replacing words

Art Unit: 2138

containing defective storage elements without replacing the entire rows containing the words being replaced. (Column 2 line 42 through column 3 line 3)

As per claim 17, Schwartz teaches built-in self repair (BISR) circuitry configured to replace at least one of a row or column containing one or more defective storage cells with a redundant row or column and to replace at least one word containing one or more defective storage cells with a redundant word without replacing the entire row containing the at least one word. (Column 2 line 42 through column 3 line 3)

As per claim 18, Schwartz teaches the built-in self repair (BISR) circuitry is configured to allocate redundant row or column elements to rows or columns containing defective storage cells based on the number of defective storage cells contained therein. (Column 2 line 42 through column 3 line 3)

As per claim 19, Schwartz teaches the built-in self repair (BISR) circuitry is configured to replace, with redundant word elements, defective storage cells contained in rows or columns not allocated redundant row or column elements. (Column 2 line 42 through column 3 line 3)

As per claim 20, Schwartz teaches: the at least one array of storage cells comprises multiple arrays of storage cells; and at least two of the arrays of storage cells share the block of redundant word elements. (Column 2 line 42 through column 3 line 3)

As per claim 21, Schwartz teaches the at least one array of storage cells comprises multiple arrays of storage cells; the at least one of redundant row or

Art Unit: 2138

column elements for replacing rows or columns containing defective storage cells comprises redundant row elements and redundant column elements; and each array of storage cells is provided with at least one BISR circuit. (Column 2 line 42 through column 3 line 3)

As per claim 23, Schwartz teaches the built-in self repair (BISR) circuitry comprises: row test circuitry; and a plurality of registers to store address of rows containing at least a first threshold number of defective memory cells, as detected by the row test circuitry. (Column 2 line 42 through column 3 line 3)

As per claim 24, Schwartz teaches the built-in self repair (BISR) circuitry further comprises: column test circuitry; and a plurality of registers to store address of columns containing at least a second threshold number of defective memory cells, as detected by the row test circuitry. (Column 2 line 42 through column 3 line 3)

As per claim 25, Schwartz teaches the built-in self repair (BISR) circuitry comprises: column test circuitry; and a plurality of registers to store address of columns containing at least a threshold number of defective memory cells, as detected by the column test circuitry. (Column 2 line 42 through column 3 line 3)

As per claim 27, Schwartz teaches a memory built-in self test (BIST) circuit to identify defective storage cells. (Column 2 line 42 through column 3 line 3)

As per claim 28, Schwartz teaches a register for storing an address of a current column under test; a register for storing a number of faults in a current column under test. n column address registers for storing addresses of columns

Art Unit: 2138

having defective storage cells; and n fault count registers for storing a corresponding number of faults in each column having an address stored in a column address register. (Column 2 line 42 through column 3 line 3, Column 5 lines 21-65 Fig 3)

As per claim 29, Schwartz teaches a column threshold register; a comparator and decoder unit configured to store the address and corresponding defect count of the current column under test in a column address register and fault count register in response to determining the defect count of the current column under test exceeds a value stored in the column threshold register. (Column 2 line 42 through column 3 line 3, Column 5 lines 21-65 Fig 3)

As per claim 30, Schwartz teaches the comparator and decoder unit is configured to store the address and corresponding defect count of the current column under test in a column address register and fault count register only if the corresponding defect count is not less than all other values stored in the fault count registers. (Column 2 line 42 through column 3 line 3, Column 5 lines 21-65 Fig 3)

As per claim 31, Schwartz teaches a row memory built-in self repair (MBISR) circuit comprising: a register for storing an address of a current row under test; a register for storing a number of faults in a current row under test. n row address registers for storing addresses of rows having defective storage cells; and n fault count registers for storing a corresponding number of faults in each row having an address stored in a row address register. (Column 2 line 42 through column 3 line 3, Column 5 lines 21-65 Fig 3)



***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Claims 7-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 6,862,703, Oonk in view of Applicant's admitted prior art.

As per claims 7, 9, and 13, Oonk teaches a memory tester in accordance with the invention tests a random access memory device under test (DUT) comprising an array of rows and columns of memory cells, each having a separate row and column address. The tester provides a computer with enough information to determine how to efficiently allocate spare rows and columns for replacing rows and columns containing defective memory cells. As the tester tests each memory cell residing at a particular address within the DUTs, it writes a fail data bit into a corresponding address of an error capture memory (ECM) to indicate whether the memory cell is defective (column 2 lines 37-48). Not disclosed by Oonk is that the method is preformed by a BIST and that a specific Row or Column test is preformed. However, AAPA discloses prior art methods which teach all of the above (AAPA [0012-0014]) Therefore, it would have been obvious to a person having ordinary skill in the art at the time this invention was made to have used the above methods with the method of Oonk in order to provide a test and repair method on chip.

As per claim 7, AAPA teaches the method is performed as part of a built-in self test (BIST) of the memory device. AAPA [0012]

As per claim 8, AAPA teaches the BIST serves multiple memory devices with embedded and shared redundant elements. AAPA [0012]

Art Unit: 2138

As per claim 9, AAPA teaches detecting defective storage cells comprises conducting a column test. AAPA [0012]

As per claim 10, AAPA teaches, wherein conducting the column test comprises identifying and storing addresses of columns having greater than a threshold number of defective storage cells. AAPA [0012-0014]

As per claim 11, Oonk teaches the column test comprises overwriting addresses of columns having a first number of defective storage cells with addresses of columns having a second number of defective storage cells, wherein the second number is greater than first number. (Column 2 lines 5-26)

As per claim 12, AAPA teaches detecting defective storage cells comprises conducting a row test. AAPA [0012]

As per claim 13, AAPA teaches detecting defective storage cells comprises conducting a row test. AAPA [0012]

As per claim 14, Oonk teaches conducting the row test comprises identifying and storing addresses of rows having greater than a threshold number of defective storage cells. AAPA [0012-0014]

As per claim 15, Oonk teaches replacing defective storage cells of rows having greater than the threshold number of defective storage cells with redundant words. (Column 2 lines 5-26)

Claims 22 and 26 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 6,795,942 Schwartz.

As per claims 22 and 26, Schwartz substantially teaches the claimed self-repairing memory device comprising: at least one array of storage cells arranged in columns and rows, with each row comprising multiple words; at least one of redundant row or column elements for replacing rows or columns containing defective storage cells; and at least one block of redundant word elements for replacing words containing defective storage elements without replacing the entire rows containing the words being replaced. (Column 2 line 42 through column 3 line 3) not disclosed by Schwartz is that the storage cells are dynamic storage cells and/or that the "bank of *non-volatile* storage elements to store addresses of at least one of rows or columns to be replaced with redundant rows or columns". However the examiner would like to point out that these specific types of memory would be merely a design choice as both nonvolatile memory and dynamic memory are well known in the art for these purposes. Therefore it would have been obvious to a person having ordinary skill in the art at the time this invention was made to have used this type of memory.

### ***Conclusion***

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

U.S. Patent No. 6,928,377

Eustis et al.

This patent teaches Self-test architectures are provided to implement data column and row redundancy with a totally integrated self-test and repair

Art Unit: 2138

capability in a Random Access Memory (RAM), either a Dynamic RAM (DRAM) or a Static Ram (SRAM), and are particularly applicable to compileable memories and to embedded RAM within microprocessor or logic chips. The invention uses two passes of self-test of a memory. The first pass of self-test determines the worst failing column, the column with the largest number of unique failing row addresses. After completion of the first pass of self-test, the spare column is allocated to replace the worst failing column. In the second pass of self-test, the BIST (Built In Self-Test) collects unique failing row addresses as it does today for memories with spare rows only. At the completion of the second pass of self-test, the spare rows are then allocated. Once the second pass of self-test is completed, the column and unique failing row addresses are transported to the e-fuse macros and permanently stored in the chip.

The examiner would also like to point out that based on the claim language in the independent claims 28 and 31, it is not clear that the same invention is being claimed as in the two previous independent claims. Applicant is requested to verify that these are claiming the same invention as independent claims 1 and 16 in order to avoid a requirement for restriction.


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Cynthia Britt whose telephone number is 571-272-3815. The examiner can normally be reached on Monday - Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert Decady can be reached on 571-272-3819. The fax

Art Unit: 2138

phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

  
Cynthia Britt  
Primary Examiner  
Art Unit 2138